

Features

- Center amplifying gate
- Metal case with ceramic insulator
- Low on-state and switching losses

 $I_{T(AV)}$ 3500 A **V_{DRM}/V_{RRM} 4500-5500V** **I_{TSM} 45 kA** **I^2t 10130 10³A²S****Typical Applications**

- AC controllers
- DC and AC motor control
- Controlled rectifiers



SYMBOL	CHARACTERISTIC	TEST CONDITIONS	$T_J(^{\circ}\text{C})$	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled, $T_c=70^{\circ}\text{C}$	125			3500	A
V_{DRM} V_{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	tp=10ms	125	4500		5500	V
I_{DRM} I_{RRM}	Repetitive peak current	at V_{DRM} at V_{RRM}	125			500	mA
I_{TSM}	Surge on-state current	10ms half sine wave $V_R=0.6V_{RRM}$	125			45	kA
I^2t	I^2t for fusing coordination					10130	$\text{A}^2\text{s} \times 10^3$
V_{TO}	Threshold voltage		125			1.02	V
r_T	On-state slope resistance					0.21	$\text{m}\Omega$
V_{TM}	Peak on-state voltage	$I_{TM}=3000\text{A}$, $F=90\text{kN}$	125			1.54	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM}=0.67V_{DRM}$	125			2000	$\text{V}/\mu\text{s}$
di/dt	Critical rate of rise of on-state current	$V_{DM}=67\%V_{DRM}$ to 3000A, Gate pulse $t_r \leq 0.5\mu\text{s}$ $IGM=1.5\text{A}$	125			250	$\text{A}/\mu\text{s}$
Q_{rr}	Recovery charge	$I_{TM}=2000\text{A}$, $tp=2000\mu\text{s}$, $di/dt=5\text{A}/\mu\text{s}$, $V_R=50\text{V}$	125		5000		μC
I_{GT}	Gate trigger current	$V_A=12\text{V}$, $I_A=1\text{A}$	25	30		300	mA
V_{GT}	Gate trigger voltage			0.8		3.0	V
I_H	Holding current			25		250	mA
V_{GD}	Non-trigger gate voltage	$V_{DM}=67\%V_{DRM}$	125	0.3			V
$R_{th(j-c)}$	Thermal resistance Junction to case	DC double side cooled Clamping force 90kN				0.0057	$^{\circ}\text{C}/\text{W}$
$R_{th(c-hs)}$	Thermal resistance case to heatsink					0.0015	$^{\circ}\text{C}/\text{W}$
F_m	Mounting force			81	90	108	kN
T_{stg}	Stored temperature			-40		140	$^{\circ}\text{C}$
W_t	Weight				2500		g
Outline		P30					




Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9

